Python 俱乐部

本页面只读。您可以查看源文件，但不能更改它。如果您觉得这是系统错误，请联系管理员。

====== ASIC Backend Design ======

===== Flow Scripts =====
  * [[vlsi:tools:synopsys]]
  * [[vlsi:icc:start]]
  * [[vlsi:pt:start]]
  * [[vlsi:dc:start]]
  * [[vlsi:redhawk:start]]

  * [[vlsi:star-rc:start]]
  * [[vlsi:calibre:start]]
===== VLSI Basic Concept =====

  * [[vlsi:basic:unate]]
  * [[vlsi:verilog:start]]
===== Models =====
  * [[vlsi:models:wire-load-model]]
  * [[vlsi:models:etm]]

===== EDA Tools =====
  * [[vlsi:spyglass:start]]


===== IC Design Interview Questoins =====
  * [[vlsi:interview]]

===== VIM Setting =====
  * [[vlsi:linux:vim:icc]]

===== More VLSI =====
  * For more VLSI information, please visit http://www.truevue.org/vlsi

===== Scripts  Utility=====
  * [[vlsi:scripts:prefix-verilog-module]]
  * [[vlsi:scripts:create-lib-from-verilog]]


  * [[vlsi:scripts:get_block_size]]

Python 俱乐部

用户工具

站点工具

页面工具